summaryrefslogtreecommitdiff
path: root/src/ipcpd/normal/dt_pci.c
blob: 0e5968031fd8b7f36e859b118dce5ecc12ebb8e4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
/*
 * Ouroboros - Copyright (C) 2016 - 2017
 *
 * Protocol Control Information of Data Transfer AE
 *
 *    Dimitri Staessens <dimitri.staessens@ugent.be>
 *    Sander Vrijders   <sander.vrijders@ugent.be>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#include <ouroboros/config.h>
#include <ouroboros/errno.h>
#include <ouroboros/crc32.h>
#include <ouroboros/rib.h>

#include "dt_const.h"
#include "dt_pci.h"
#include "ribconfig.h"

#include <stdlib.h>
#include <string.h>
#include <assert.h>

#define PDU_TYPE_SIZE 1
#define QC_SIZE       1
#define DEFAULT_TTL   60
#define TTL_SIZE      1
#define CHK_SIZE      4

struct {
        struct dt_const dtc;
        size_t          head_size;
        size_t          tail_size;

        /* offsets */
        size_t          qc_o;
        size_t          ttl_o;
        size_t          pdu_type_o;
} dt_pci_info;

int dt_pci_init(void)
{
        /* read dt constants from the RIB */
        if (rib_read(BOOT_PATH "/dt/const/addr_size",
                     &dt_pci_info.dtc.addr_size,
                     sizeof(dt_pci_info.dtc.addr_size)) < 0 ||
            rib_read(BOOT_PATH "/dt/const/has_ttl",
                     &dt_pci_info.dtc.has_ttl,
                     sizeof(dt_pci_info.dtc.has_ttl)) < 0 ||
            rib_read(BOOT_PATH "/dt/const/has_chk",
                     &dt_pci_info.dtc.has_chk,
                     sizeof(dt_pci_info.dtc.has_chk)) < 0)
                return -1;

        dt_pci_info.qc_o = dt_pci_info.dtc.addr_size;
        dt_pci_info.ttl_o = dt_pci_info.qc_o + QC_SIZE;

        dt_pci_info.head_size = dt_pci_info.ttl_o + PDU_TYPE_SIZE;

        if (dt_pci_info.dtc.has_ttl)
                dt_pci_info.head_size += TTL_SIZE;

        dt_pci_info.tail_size = dt_pci_info.dtc.has_chk ? CHK_SIZE : 0;

        return 0;
}

void dt_pci_fini(void) {
        return;
}

int dt_pci_ser(struct shm_du_buff * sdb,
               struct dt_pci *      dt_pci)
{
        uint8_t * head;
        uint8_t * tail;
        uint8_t ttl = DEFAULT_TTL;

        assert(sdb);
        assert(dt_pci);

        head = shm_du_buff_head_alloc(sdb, dt_pci_info.head_size);
        if (head == NULL)
                return -EPERM;

        /* FIXME: Add check and operations for Big Endian machines */
        memcpy(head, &dt_pci->dst_addr, dt_pci_info.dtc.addr_size);
        memcpy(head + dt_pci_info.qc_o, &dt_pci->qc, QC_SIZE);
        if (dt_pci_info.dtc.has_ttl)
                memcpy(head + dt_pci_info.ttl_o, &ttl, TTL_SIZE);
        memcpy(head + dt_pci_info.pdu_type_o, &dt_pci->pdu_type, PDU_TYPE_SIZE);

        if (dt_pci_info.dtc.has_chk) {
                tail = shm_du_buff_tail_alloc(sdb, dt_pci_info.tail_size);
                if (tail == NULL) {
                        shm_du_buff_head_release(sdb, dt_pci_info.head_size);
                        return -EPERM;
                }

                *((uint32_t *) tail) = 0;
                crc32((uint32_t *) tail, head, tail - head);
        }

        return 0;
}

void dt_pci_des(struct shm_du_buff * sdb,
                struct dt_pci *      dt_pci)
{
        uint8_t * head;

        assert(sdb);
        assert(dt_pci);

        head = shm_du_buff_head(sdb);

        /* FIXME: Add check and operations for Big Endian machines */
        memcpy(&dt_pci->dst_addr, head, dt_pci_info.dtc.addr_size);
        memcpy(&dt_pci->qc, head + dt_pci_info.qc_o, QC_SIZE);

        if (dt_pci_info.dtc.has_ttl) {
                --*(head + dt_pci_info.ttl_o); /* decrease TTL */
                memcpy(&dt_pci->ttl, head + dt_pci_info.ttl_o, TTL_SIZE);
        } else {
                dt_pci->ttl = 1;
        }

        memcpy(&dt_pci->pdu_type, head + dt_pci_info.pdu_type_o, PDU_TYPE_SIZE);
}

void dt_pci_shrink(struct shm_du_buff * sdb)
{
        assert(sdb);

        shm_du_buff_head_release(sdb, dt_pci_info.head_size);
        shm_du_buff_tail_release(sdb, dt_pci_info.tail_size);
}